ΣSigmaStudio Ask AI Русский Log in

DC Block component appears to introduce gain in ADAU1452

SigmaDSP & SigmaStudio ian May 24, 2017 00:00 3 replies Original on forum ↗
Subscribe
ian Question
May 24, 2017 00:00

Hi,

adding a DC Block component in the ADAU1452 appears to add 30dB of gain.

To test this I simplified the signal path as far as possible. Output 0 produces the same level as applied to the input, while output 1 produces 30dB more.Data format is 8.24(default) for both inputs and outputs.

I'm running 3.14 Build 1 Rev 1675.

Any suggestion on how to resolve this please?

Thanks in advance.

Ian.

Audio Signal Processors

adau1452

SigmaDSP Audio Processors

dc0b1a6b61fc74d291f1753ee81b657b.png
dc0b1a6b61fc74d291f1753ee81b657b.png
dc0b1a6b61fc74d291f1753ee81b657b.png-511x418.png
dc0b1a6b61fc74d291f1753ee81b657b.png-511x418.png
DaveThib Reply
May 24, 2017 00:00

Hello Ian,

I think the data format of your audio input may be incorrect. I have slapped together a project to test my theory. What I found was I could get around 30dB less gain out of the DC Block once the DC is removed. Here are the results of my tests and I attached the project in case you want to try to repeat my test.

First example is to take the oscillator and send it to the outputs and you see on the meters the levels are exactly the same.

Then I added was it close to full scale DC to shift the audio to what is basically an unsigned audio signal.

Here are the results on the meter. You see that the DC Block has removed the DC and the audio is back to the -41dB level but the unfiltered output shows the DC level and it is around 30dB higher.

Put some meters in your project and see if you have a huge DC offset. Also, put a mute on each individual output so make sure the output that is 30dB greater is indeed the one that is from the DC Block. It is easy to have the wrong LRCLK polarity on the I2S signal and have the channels reversed.

So have a look at these possible causes and see what you find. Let us know...

Dave T

0b48ae2ceae403d4f646cabf97cf9bfc.jpg
0b48ae2ceae403d4f646cabf97cf9bfc.jpg
0b48ae2ceae403d4f646cabf97cf9bfc.jpg-734x432.jpg
0b48ae2ceae403d4f646cabf97cf9bfc.jpg-734x432.jpg
acd94756921d09af0a03dccfbdca095f.jpg
acd94756921d09af0a03dccfbdca095f.jpg
acd94756921d09af0a03dccfbdca095f.jpg-620x363.jpg
acd94756921d09af0a03dccfbdca095f.jpg-620x363.jpg
ian Reply
May 24, 2017 00:00

Hi Dave,

thanks for the pointer. It was more fundamental than that in the end. I had changed the sample rate earlier today and missed one of the registers in the clock / core setup. All is well now.

Cheers

Ian.

DaveThib Reply
May 24, 2017 00:00

Hello Ian,

Great! Glad you worked it out and thanks for letting us know about it.

Dave T