24.576 MHz

On the datasheet, you'll see the following:

Note the number in blue. The fastest clock that can be accepted on the MCLKI pin has a period of 36 ns. In other words, 27777777 Hz, or 27.777777 MHz. However, in order to do that, you have to set the PLL in 512 x fs mode.

Again, in the datasheet you will see this information:

So you have to set both PLL_MODEx pins high.

Sample rate is set in the DSP core registers and is not related to the settings of the PLL or the MCLKI frequency. Just set the DSP core to 96 kHz sample rate and make sure to do the same in the SigmaStudio schematic. More info about that can be found here.

Thnx a lot! I thought so, but decided to consult with you, just in case =)

This question has been closed by the EZ team and is assumed answered.