Initialization of Data RAM of ADAU1401

I believe the data RAM is initialized on startup, but as you mentioned, the modulo section of the data RAM is not accessible by the user, so that's not easy to verify.

If you need to manually zero the data RAM during operation of the device, choose the "zero in-out registers" option the DSP core control register, then wait as long as the longest delay in your project. For example, if your longest delay in the SigmaStudio project is 1000 samples, then you would have to wait 1000 samples for all of the data RAM currently in use to be cleared.

Hi, BrettG

Thank you for your feedback.

I'm not sure about the "zero in-out registers" which you described.
Is The "zero in-out registers" the part of the function of DSP core control register?
I could not find a description of the "zero in-out registers" in Datasheet.
Could you describe about the "zero in-out registers" more details, please?

Best Regards, TomY

I'm referring to the CR bit in the DSP Core Control Register. Documentation is attached.

This question has been assumed as answered either offline via email or with a multi-part answer. This question has now been closed out. If you have an inquiry related to this topic please post a new question in the applicable product forum.

Thank you,
EZ Admin