24kHz sampling on ADAU1442 - achieving the highest core clock
My application has all sampling at 24kS/s and the ADAU1442 is the clock master.
What is the best way to set up the ADAU1442 crystal, clocking and PLL to maximise the processing cycles available for my application with 24kHz sampling?
At 48kHz normal rate, 3584 instructions can be achieved per sampling instance.
Can 7168 instructions be achieved at this 24kHz "half-rate" sampling?
I also want a synchronised clock out to feed to my FPGA so that other digital audio processing can be achieved. This should be the highest rate possible. What frequency can be achieved and how would I set it up?
Thanks in advance.
Audio Signal Processors
adau1442
SigmaDSP Audio Processors
The ADAU1442 can execute a maximum of 3584 instructions/cycle. Lowering your sampling rate below 48 kHz will not gain you more processing cycles.
You can use the CLKOUT pin to output a buffered master clock to other ICs in your system. Table 9 on page 23 of the datasheet shows the different options for setting up this pin.
This question has been assumed as answered either offline via email or with a multi-part answer. This question has now been closed out. If you have an inquiry related to this topic please post a new question in the applicable product forum.
Thank you,
EZ Admin
Please log in to reply.