ADAU1701 TDM slave input configuration

6resh6 Question

Jul 21, 2018 00:00

Hello.

In my project I'm trying to connect Teensy 3.5 (as master) and ADAU1701 (as slave).

Previously I have done successful double I2S connection between them, and everything sounds perfect! I have 4 mono outputs on the ADAU1701 DACs, played by Teensy from SD-Card.

But now I can't understand how to make right configuration in SigmaDSP studio for slave TDM 8ch input to ADAU1701...

Here is some parameters about Teensy TDM that I have found fir now:

All this information I got from here: https://hackaday.io/project/2984-teensy-audio-library/log/57537-tdm-support-for-many-channel-audio-io

There is working TDM connection with other DSP.

And here is how my SigmaDSP studio project looks like:

So the question is if I misunderstand something and there is no possible way to connect Teensy and ADAU1701 by the way of TDM?

But if it's possible, I'll be very happy if somebody could help me to find out how to connect them.

Thanks,

Roman.

Audio Signal Processors

tdm slave

adau1701 + teensy3.5

SigmaDSP Audio Processors

adau1701

tdm input

c06c261c46c08e4b161ca407982222f9.png-800x210.png

02b4c02e73aab3cbe90c3a2fa0aa7779.png-800x600.png

a15033bed63e3bbf97291c76a32e8fab.png-1600x1087.png

ea2940fc98149fe116aedc917b0e1cc2.png-1568x1352.png

Report

DaveThib Reply

Jul 31, 2018 00:00

Hello 6resh6,

Sorry for the delay. Are you still having issues?

Is anything working? Are you getting audio into the DSP? Noise? Clicks? Anything?

What is your master clock going into the 1701 and where is it coming from?

I do see the maser clock on your scope screenshot and it seems to be the correct frequency but is it correlated with the clocks you are sending to the 1701? The clocks need to be divided down from this master clock.

What is the "out" and "in" in your scope plots? Out from what?

Dave T

Report

6resh6 Reply

Aug 1, 2018 00:00

Hello Dave.

Thank you for your attention!

I'm sorry that haven't posted that I've made things work, I was so busy with my primary work...

So... For now I can hear first two channels and the 8th one. Yes there is some clicks and noises, but it sounds not so bad.

I want to solder all the stuff together to be sure that the test wires is not the problem of all noises, so I'll update after that, whats going on.

I also will check if I the other channels are coming to the ADAU.

About your questions:

- Master clock is coming from Teensy 3,5 it's 22,6MHz and BCLK is 11,3MHz, if I understand right... And the data is coming on 11.3 Mbit/sec.

- The scope screenshot is not my, I took it from here (TDM Support, For Many-Channel Audio I/O | Details | Hackaday.io) so we need to look only on the blue sine of OUT from Teensy to DSP.

I'll post later screenshots of my SigmaDSP configuration that works for now.

Report