ΣSigmaStudio Ask AI Русский Log in

ADAU1467 TDM16 problem

SigmaDSP & SigmaStudio MarcoSilenzi May 21, 2025 00:00 1 replies Original on forum ↗
Subscribe
MarcoSilenzi Question
May 21, 2025 00:00

Hello, I'm working on a custom A2B subordinate board. The subordinate transceiver get 16 streams from A2B network and generates a TDM16 towards a ADAU1467 with the input serial port 1 configured like this:

I saw the signals with the oscilloscope and they are ok ok: MCLK and BCLK = 24.576MHz, LRCLK = 48KHz.

Now, from ADAU1467 output (configured simply in passthought) I have the first 8 slot ok, but the second 8 signals are not good.

Any ideas that can cause this effect? Thank you.

Thread Notes
Harishgowtham - Moved from Processors and DSP to SigmaDSP Processors & SigmaStudio Dev. Tool. Post date updated from Wednesday, May 21, 2025 8:32 AM UTC to Thursday, May 22, 2025 5:27 AM UTC to reflect the move.

Harishgowtham - Moved from Processors and DSP to SigmaDSP Processors & SigmaStudio Dev. Tool. Post date updated from Thursday, May 22, 2025 5:27 AM UTC to Thursday, May 22, 2025 5:27 AM UTC to reflect the move.

Audio Signal Processors

a2b

Audio Products

hardware

AS2428

adau1467

Automotive Audio Bus (A<sup>2</sup>B®)

SigmaDSP Audio Processors

tdm

ad2428

Show More

7041.pastedimage1747731583788v1.png
7041.pastedimage1747731583788v1.png
Harishgowtham Reply
May 22, 2025 00:00

Hello Marcosilenzi,

It would be helpful if you could share your project.

MarcoSilenzi said:
I have the first 8 slot ok, but the second 8 signals are not good.

Could you please tell me, what do you means by 'not good'? Is it distorted? or channels are misaligned?

How are you checking this? A scope shot of what you observed would be helpful.

If you are sending the signal from output port to other chips for measurement, make sure the clock polarities are correct between the two chips.

Regards,

Harish