Packing an array with multiple read param data in schematic

Brettcoupe Question

Aug 9, 2026 00:00

Hi. I have ADAU1452 and it has several Meter detectors. Rather that Polling each detector address one at a time. Is it possible to use the Schematic in SS to collect each detector level and pack into a single Array- lookup table. so that a SINGLE read on SPI Buss can get all values in one go. As the auto increment will help here. OR is it possible to manually set the readback addresses so that they are all in a row.

I am trying to optimize the SPI buss transaction times.

Thanks

software

processors and dsp

sigmastudio

Processors and Microcontrollers

4

7

Report

Harishgowtham Reply

Aug 10, 2026 00:00

Hello Brettcoupe,

I have an idea which I believe will work for you.

You can use the Readback cell and grow the algorithm to how many you need and connect all level detectors output to it using an alias.

Growing an algorithm will push the compiler to place the module in contiguous memory address, so you can read it burst read mode.

Below is the example I quickly tried. I have taken 15 meters and readback cells for this example.

You can see that all 15 readback cells are placed in a contiguous memory here.

I tried growing it till 30 and I was able to do that. So, you can try how many you want.

I hope you have enough MIPS available for these readback cells. I tried with 30 readbacks and the readback took 93 instructions per sample period.

If you are running low on MIPS, then you can also try IPAT method.

Keeping readback cells in schematic help you debug and using IPAT saves MIPS. So, you can experiment with them and choose which one you want.

Hope this helps!

Regards,

Harish

Report

Brettcoupe Reply

Aug 10, 2026 00:00

Thanks. I did try the ReadBack Growing before. But the Compiler does not guarantee them to be all in order. I had previous readbacks scattered in the schematic. When I deleted them and created 1 readback grown to x size on a whole new Hierarchal board . The actual address of the grown read back subsections were still the same old addresses. I assume the compiler optimized them back.

I was unaware of the IPAT. I will try that,

Thanks

Report