ΣSigmaStudio Ask AI Русский Log in

Booting and loading via I2C to ADAU1761

SigmaDSP & SigmaStudio BFl Sep 5, 2012 00:00 1 replies Original on forum ↗
Subscribe
BFl Question
Sep 5, 2012 00:00

Hello: I am trying to use a PIC 16LF1937 on a F1 evaluation platform to I2C load / boot a ADAU1761 on a EVAL-ADAU1761Z board. I have connected the ADAU1761Z board J1 pin one to SCL pin on the PIC and J1 pin 3 to SDA pin on the PIC. Power and ground are appropriate on both boards i.e. common, the 10k pullups are on the ADAU1761Z board and there are none on the PIC side.

I am trying to establish communications to the 1761 from the PIC being the master of course.

I am simply sending the address to the 1761 on the ADAU1761Z board as 0x70 and looking for a ACK. I never see a ACK. I have attached a .JPG of a scope shot of the write, SDA top trace SCL bottom trace, and can not see anything wrong in the data, i.e. writing a address of 0x70, except of course no ACK on the ninth bit. If you see anything wrong with this timing please advise.

I believe the start bit is appropriate at the beginning of the trace as defined as

“The I2C master initiates a data transfer by establishing a start condition, defined by a high-to-low transition on SDA while SCL remains high “

The start is 20us in duration as outlined by the vertical cursors in the shot.

I do not have the USBi connected and am powering the ADAU1761Z board external.

Is there anything I need to be doing before trying to write to the 1761 ?

Does my I2C data look correct? or ?

I have seen the tutorial and code at https://ez.analog.com/docs/DOC-1806

as well as https://ez.analog.com/docs/DOC-1946 and https://ez.analog.com/message/36630

I am trying to do something “much simpler “then that, as mealy getting the 1761 to tell me its there by a ACK to its address.

Any suggestions would be of help... Thanks

Audio Signal Processors

i2c

booting

SigmaDSP Audio Processors

adau1761

ADIApproved Reply
Sep 19, 2012 00:00

Hello,

Sorry for the late reply. I have been traveling on business in Asia for the last 3 weeks and it was difficult to stay up to date with forum support requests.

It looks like you are not sending the proper address. The data line SDA should be held low on the first rising edge of SCL. However, in your scope shot, it appears to be high. Please see the datasheet for reference:

https://ez.analog.com/cfs-file/__key/communityserver-discussions-components-files/396/db88b11f5ee694df6b25c7528a81bb03.html

If you take a look at all of the rising edges of SCL, you'll see that SDA follows the sequence 0111 0000 for a write.

Your sequence, on the other hand, appears to be 1110 0000.

Best Regards,

Brett

a88d320d8b52b03aa8a1ad7eaaeb1999.jpg
a88d320d8b52b03aa8a1ad7eaaeb1999.jpg
a88d320d8b52b03aa8a1ad7eaaeb1999.jpg-382x136.jpg
a88d320d8b52b03aa8a1ad7eaaeb1999.jpg-382x136.jpg