EngineerZone Forum
Q&A from Analog Devices EngineerZone: SigmaDSP/SigmaStudio and DSP discussions (8 topics).
8 topics · 32 messages
Filtered by: #adau1372 ✕
-
8in/8out system around the ADAU1466
Dear All, I am interested in a quite complex system that will have to deal with many inputs and outputs. I checked the ADAU1466 evaluation board and it seems that, by using the two remaining serial in
-
ADAU1701 eval board controlling ADAU1372 codec eval board
Hi there, Just a quick one on using the eval_adau1701miniz to control the eval_adau1372 DACs. I noticed the eval_adau1701 board only has sdata_in bclk_in and possibly no way to output MCLK. Am I looki
-
ADAU1372 unused analogue pins
Page 28 of the ADAU1372 data sheet under the heading Analog Inputs states "Connect unused input pins to the CM pin or ac-couple them to ground." Under the heading Analog Line Inputs its states when si
-
AD1372 - does DAC sample rate follow ADC rate?
I had a '1372 configured as 96K throughout and found the dB/Hz response plot as expected (effective low pass @ around 22K) but when I configure as 96K sampling and 48K I2S bus the response plot seems
-
Wrong include generated for ADAU1372 on Sigmastudio 3.14.1 beta
I wanted to point out that the C code generated by SigmaStudio 3.14.1 beta contains errors. Specifically, the code to load the ADAU1372 is wrong because it declare 0 as the size of PLL_CTRL5 register.
-
ramping up the ADAU1372z environment / sigmaStudio .
Dear Support, my customer have some problems ramping up the ADAU1372z environment. After installing the sigmaStudio SW and connecting the USBi bridge, they cannot see any clocks\data from the J4 conne
-
SigmaStudio gave 'reserved' value for Register bit field...
Version 3.11 Build 2. Rev 1396. Added ADAU1372.dll to C:\Program Files\Analog Devices\SigmaStudio 3.11\. Started new project, dragged ADAU1372 device into workspace, made many changes under various ta
-
New system with ADAU1446 and ADAU1372
Hi All, I am looking for some guidance and confirmation on a proposed new system. I currently have a design that is quite sophisticated in its implementation and requires the utmost in signal fidelity